

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

WHAT IS CLAIMED IS:

Sub  
a1  
1. A method for manufacturing a semiconductor device,  
comprising the steps of:

(a) depositing an interlayer insulator film on a  
substrate including a plurality of conductive layers;

(b) forming a plurality of contact holes running  
through the interlayer insulator film to reach respective  
ones of the plurality of conductive layers, each of the  
contact holes having a tapered portion at an upper end  
thereof;

(c) depositing a conductive material film on the  
interlayer insulator film so as to fill the plurality of  
contact holes;

(d) removing the conductive material film until a  
surface of the interlayer insulator film is exposed so as to  
form a plurality of plugs made of the conductive material  
film filling the plurality of contact holes; and

(e) removing a portion of the interlayer insulator  
film, which has been exposed in the step (d), so as to remove  
the tapered portions.

2. A method for manufacturing a semiconductor device,  
comprising the steps of:

(a) depositing an interlayer insulator film on a  
substrate including a plurality of conductive layers;

(b) depositing a first conductive material film on  
the substrate;

(c) forming a plurality of contact holes running through the first conductive material film and the interlayer insulator film to reach respective ones of the plurality of conductive layers;

5 (d) depositing a second conductive material film on the first conductive material film so as to fill the plurality of contact holes; and

(e) removing the second conductive material film and the first conductive material film until a surface of the interlayer insulator film is exposed so as to form a plurality of plugs which are made of the conductive material film filling the plurality of contact holes.

3. A method for manufacturing a semiconductor device, comprising the steps of:

10 (a) depositing an interlayer insulator film on a substrate including a plurality of conductive layers;

(b) forming a plurality of contact holes running through the interlayer insulator film to reach respective ones of the plurality of conductive layers, each of the  
20 contact holes having a tapered portion at an upper end thereof;

(c) removing a portion of the interlayer insulator film so as to remove the tapered portions;

25 (d) depositing a conductive material film on the interlayer insulator film so as to fill the plurality of contact holes; and

(e) removing the conductive material film until a surface of the interlayer insulator film is exposed so as to form a plurality of plugs which are made of the conductive material film filling the plurality of contact holes.

5           4. The method for manufacturing a semiconductor device of claim 3, wherein in the step (c), the tapered portions are removed by etching or chemical mechanical polishing.

10           5. A method for manufacturing a semiconductor device, comprising the steps of:

15           (a) depositing an interlayer insulator film on a substrate including a plurality of conductive layers;

20           (b) forming a plurality of contact holes running through the interlayer insulator film to reach respective ones of the plurality of conductive layers, each of the contact holes having a tapered portion at an upper end thereof;

25           (c) forming an organic material film so as to fill the plurality of contact holes;

30           (d) removing a portion of the interlayer insulator film so as to remove the tapered portions;

          (e) removing the organic material film;

35           (f) depositing a conductive material film on the interlayer insulator film so as to fill the plurality of contact holes;

          (g) removing the conductive material film until a

surface of the interlayer insulator film is exposed so as to form a plurality of plugs which are made of the conductive material film filling the plurality of contact holes.

6. The method for manufacturing a semiconductor device of claim 5, wherein in the step (d), the tapered portions are removed by etching or chemical mechanical polishing.

7. A method for manufacturing a semiconductor device, comprising the steps of:

(a) depositing an interlayer insulator film on a substrate including a plurality of conductive layers;

(b) applying a resist film on the interlayer insulator film and patterning the resist film so as to form an etching mask having a plurality of contact hole patterns therein;

(c) performing an etching process using the etching mask so as to form a plurality of contact holes running through the interlayer insulator film to reach respective ones of the plurality of conductive layers;

(d) depositing a conductive material film on the interlayer insulator film so as to fill the plurality of contact holes; and

(e) removing the conductive material film until a surface of the interlayer insulator film is exposed so as to form a plurality of plugs which are made of the conductive material film filling the plurality of contact holes,

wherein in the step (b), the resist film is applied to a thickness such that upper ends of the plurality of contact holes will not be tapered in the step (c).

8. The method for manufacturing a semiconductor device of claim 7, wherein in the step (c), a ratio of an etch rate for the interlayer insulator film with respect to an etch rate for the resist film located on a side wall of each of the contact holes is 3.5 or more.

9. A semiconductor device, comprising:

a substrate including a plurality of conductive layers;

an interlayer insulator film provided on the substrate; and

a plurality of plugs running through the interlayer insulator film to reach respective ones of the plurality of conductive layers,

wherein any adjacent two of the plurality of plugs are separated from each other by the interlayer insulator film, and a minimum width of the interlayer insulator film existing between two adjacent plugs is  $0.30\text{ }\mu\text{m}$  or less.